(19) The Patent Office of the Japanese Government (JP)

(12) Published Unexamined Patent Application (A)

(11) Publication Number (Unexamined): Sho 59-208756

(51) International Patent Classification: H 01 L 23/12

21/56

23/48

: .

Classification Symbol:

Office Order Number:

7738-5F

7357-5F

7357-5F

(43) Publication Date: November 27, 1984 (Showa 59)

Examination Claimed/Unclaimed: Unclaimed

Number of Inventions: 1

(Total 5 pages)

(54) Title of Invention: Production Method of Packaging for Semiconductor Equipment

(21) Application Number: Tokugansho 58-83188

(22) Application Date: May 12, 1983 (Showa 58)

(72) Inventor: Katsuhiko Akiyama

c/o, No. 35 Sony Corporation

7, Kitashinagawa 6-chome, Shinagawa-ku, Tokyo-to, Japan

(72) Inventor: Tetsuo Ono

c/o, No. 35 Sony Corporation

7, Kitashinagawa 6-chome, Shinagawa-ku, Tokyo-to, Japan

(72) Inventor:

Yuji Kajiyama

c/o, No. 35 Sony Corporation

7, Kitashinagawa 6-chome, Shinagawa-ku, Tokyo-to, Japan

(71) Applicant: Sony Corporation K.K.

7-35, Kitashinagawa 6-chome, Shinagawa-ku, Tokyo-to, Japan

(74) Representative: Masaru Tsuchiya (Lawyer), and two (2) other members

Detailed Descriptions:

1. Title of Invention:

Production Method of Packaging for Semiconductor Equipment

2. Scope of Patent Claims:

The production method of packaging for semiconductor equipment, which is characterized as being equipped with semiconductor equipment on the substrate that is composed of such a material that is possible for a selective etching, tying up the connecting wire with the abovementioned semiconductor equipment as well as putting together the external electrode parts of the connecting wire with the extreme end of the external electrode parts of the above-mentioned substrate, and resin molding all together the above-mentioned connecting wires on the abovementioned substrate, as well as removing etching from the above-mentioned substrate in the last stage.

3. Detailed Descriptions of Invention:

Areas of Industrial Applications:

This invention is in regard to the production method of packaging for semiconductor

equipment.

The background technologies and their problems:

Conventionally, the so-called chip-carrier type packaging has been used widely as one of the methods for producing packaging on the printed substrate with high accuracy. This method is of a lead-less type packaging method, through which an electrode, which is being extended to the rear surface of the packaging, is connected directly to the conductor pattern on the printed substrate by soldering.

There are two (2) types of methods in this chip-carrier type packaging, namely, a ceramic type method and plastic type method. However, not only that the packaging made by the ceramic type method is expensive, but also it has such a disadvantage that a cracking and/or peeling might occur at the connections between the ceramics and above-mentioned soldering parts and/or the conductors, due to the

Tokugansho 59-208756 (2)

differences of their coefficient of thermal expansion during the temperature cycle, when soldered directly to the printed substrate. On the other hand, however, although the packaging by the plastic type method is less expensive, it also has such disadvantages that a heat dissipation capacity is being poor, as well as the shape itself is not suitable for the automation of the packaging.

In Fig. 1, the construction of this conventional plastic type chip-carrier packaging is shown. This packaging (1) is produced in such a way that by dropping a liquid epoxy resin from the above, onto the parts, after having connected both ends of the chip (4) and electrode (2) through a wire bonding method with small size wires (5) of Au, after setting the chip (4), which is

consisting of the semiconductor equipment, onto the printed substrate (3), on which the electrode (2) of copper film is being formed in advance.

At this packaging (1), the resin layer (6) and printed substrate (3) surround the chip (4). Since the heat resistance of these resin layer (6) and printed substrate (3) is relatively higher, the heat that is generated by the chip (4) while it is working cannot be removed effectively towards outside of the packaging (1). That is to say that, the heat dissipation characteristic of the packaging (1) is poor, and it is one of the disadvantages of this particular component. Moreover, when the liquid resin epoxy is dropped onto the parts from above, as mentioned previously, it is pretty difficult to control the small specific amount of liquid dropping at a higher speed with a constant manner, thus making it very difficult to handle the packaging (1) with an automated mode.

On the other hand, there is a packaging that is called as a tape-carrier type packaging, which is different from the chip-carrier type packaging. Compared with the conventional type of chip-carrier type packaging, this type of packaging has such an advantage that the unit can be made much smaller. However, it also has some other disadvantages as such that, the heat dissipation characteristic is poor, as the chip is totally covered by the resin layer, as well as it requires a special equipment as being employed with a tape.

The Objective of the Invention:

The objective of this invention is that, to provide a production method of packaging for semiconductor equipment, which has a high heat dissipation capacity as well as with more reliable capabilities, so that the above-mentioned conventional problems can possibly be solved.

The Outline of the Invention:

The production method of packaging for semiconductor equipment, which is related to this

invention is characterized as being equipped with semiconductor equipment on the substrate that is composed of such a material that is possible for a selective etching, tying up the connecting wire with the above-mentioned semiconductor equipment, as well as putting together the external electrode parts of the connecting wires with the extreme end of the external electrode parts of the above-mentioned substrate, and resin molding all together with the above-mentioned connecting wires on the above-mentioned substrate, as well as removing etching from the above-mentioned substrate in the last stage. By doing it this way, it is possible that to produce the lead-less type packaging for semiconductor equipment, which has a high heat dissipation capacity as well as with more reliable capabilities, through an automated, simple, and less expensive way. The external electrode parts, which are mentioned above may be represented by the above-mentioned connecting wires, and/or may be separated from the above-mentioned connecting wires, and be connected to the above-mentioned connecting wires.

Implemented Examples:

In the following, the production method of packaging for semiconductor equipment, which is related to this invention is described by using some sketched diagrams based on the implemented examples.

Fig. $2A \sim 2D$ are showing the process diagrams to explain the production method of packaging for semiconductor equipment, which is related to this invention by using No. 1 Implemented Example. In the following, the process is explained starting from Fig. 2A and in order.

First of all, in Fig. 2A, the Au layer (12) of thickness 1 $[\mu]$, Ni layer (13) of thickness 1 $[\mu]$, and Au layer (14) of thickness 3 $[\mu]$ are plated on top of the substrate (11) of Fe in order, and installed the chip connection part (16) and external electrode parts (17) (18), which are consisting of the chip (15) for the semiconductor equipment, onto the specific locations of the chip connection

part (11g) and external electrode connection parts (11h) (11i) on the above-mentioned substrate (11), respectively.

Tokugansho 59-208756 (3)

In Fig. 3, the plan view of the above-mentioned substrate (11), on which the process that is shown in Fig. 2A has been completed, is shown. Next, in Fig. 2B, after having installed the chip (15) onto the above-mentioned chip connection part (16), connect the chip (15) and above-mentioned external electrode parts (17) (18) with the wire (19), which are composed of Au small wires, respectively, by means of the wire bonding method. Next, in Fig. 2C, in order to integrate the above-mentioned external electrode parts (17) (18), which are being installed on the substrate (11) that is shown in Fig. 2B, chip connection part (16), chip (15), and wire (19), establish the resin molding layer (20), which is composed of an epoxy, onto the above-mentioned substrate (11) by means of the well-known transfer-molding method. In this implemented example, the thickness "t" of the above-mentioned resin molding layer (20) has been set to 1 [mm].

Next, in Fig. 2C, only the Fe is etched selectively, however, the resin molding layer (20) and Au layer (12) are not etched practically by spray-etching from the back side (11a) of substrate (11) with such a solution like a ferric chloride (FeCl₃) for example, by which the etching can be avoided, so that the above-mentioned substrate (11) is removed, and that the lead-less type packaging (21) that is shown in Fig. 2D can be completed. Among the bottom surfaces of the Au layer (12), which were exposed by the previous etching, the external electrode parts (17) (18) at the bottom surface of the Au layer (12) turn out to be the external electrode surfaces (12b) (12c), and the bottom surface of the Au layer (12) at the chip connection part (16) turns out to be the

heat dissipation surface (12a).

When installing the packaging (21), which was completed throughout he above-mentioned process, onto the printed substrate, the above-mentioned external electrode surfaces (12b) (12c) that are shown in Fig. 2D can be connected directly to the conductor patterns on the printed substrate by soldering.

The above-mentioned heat dissipation surface (12a) in No. 1 Implemented Example turns out to be a heat dissipation surface for the heat that is generated by the chip (15) while it is working. Since the heat conductivity of a metal is extremely high, the heat that is generated by the chip (15) flows very quickly towards outside alongside the chip connection part (16), which is made of a metal, and removed effectively through the heat dissipation surface (12a). However, in order to remove the heat that is generated by the chip (15) more effectively, it is desirable that a part of the heat dissipation fins, which all together possess a broad surface area, is pushed to the above-mentioned heat dissipation surface (12a), so that the heat is removed through air cooling.

Since the packaging (21), which is explained in No. 1 Implemented Example, can be produced by such a simple process that is shown in Fig. 2A ~ 2D, the equipment which is being used for the conventional method can be utilized throughout the entire process. No only that, those special equipment which was mentioned previously and required for producing the chip-carrier type packaging is needed at here. Therefore, it is possible that to produce the lead-less type packaging (21) for semiconductor equipment, which has a high heat dissipation capacity as well as with more reliable capabilities, through an automated, simple, and less expensive ways. Moreover, in the above-mentioned No. Implemented Example, the transfer-molding method is employed as the method of forming the resin molding layer (20). This transfer-molding method will provide such an advantage that not only producing a reliable resin molding material, but also makes it possible

to produce the packaging in an automated manner, based on its easy molding automation and mass-production features.

In the above-mentioned No. 1 Implemented Example, just like the case that is shown in Fig. 2A, by slightly etching the upper surface of the substrate (11) with the previously mentioned FeCl₃ solution after having installed the chip connection part (16) and external electrode parts (17) (18), the undercut parts (11a) \sim (11f) can be formed on the substrate (11), which is under the chip connection part (16) and external electrode parts (17) (18), as shown in Fig. 4A, and the packaging (21) that is shown in Fig. 4B can be completed in the same method as shown in Fig. 2B \sim 2D. In this way, since the above-mentioned undercut parts (11a) \sim (11f) can be formed at the bottom of the chip connection part (16) and external electrode parts (17) (18) by means of the etching, which was described previously, the protruded parts (20a) \sim (20f) can be formed with the resins filling up the parts. Therefore, the above-mentioned chip connection part (16) and external electrode parts (17) (18) are supported by these protruded parts (20a) \sim (20f) from the bottom subsequently, and that the chip connection part (16) and external electrode parts (17) (18) can be prevented from falling off from the resin-molding layer (20) while the packaging (21) is used.

Tokugansho 59-208756 (4)

Moreover, as the chip connection part (16) and external electrode parts (17) (18) are formed in such a way that not being protruded from the bottom surface of the resin molding layer (20), both of these chip connection part (16) and external electrode parts (17) (18) can be protected further.

Fig. $5A \sim 5C$ are showing the process diagrams to explain the production method of packaging for semiconductor equipment, which is related to this invention by using No. 2 Implemented Example. In the following, the process is explained starting from Fig. 5A and in order.

First of all, in Fig. 5A, after having sprayed the well-known photo-resist on to the top surface of the substrate (11), which is 35 [µ] thick and made of Cu, execute the specific patterning. Next, by using such a solution like a ferric chloride (FeCl₃) that is previously mentioned for example, and by which only the Cu can be selectively etched, the surface of the above-mentioned substrate (11) is slightly etched, so that the chip connecting part (11g) and external electrode connecting parts (11h) (11i) can be formed individually on the surface of the above-mentioned substrate (11). And, after having removed the above-mentioned photo-resist, connect the chip (15) to the abovementioned chip connecting part (11g) through the soldering layer (23), just as it was done in Fig. 5B for No.1 Implemented Example, and connect the chip (15) and above-mentioned external electrode parts (11h) (11i) with the wire (19), which are composed of Au small wires, respectively, by means of the wire bonding method. In this implemented example, however, a larger diameter of wire than the one that was used for No. 1 Implemented Example was used, due to the reasons that would be explained later in this report. Next, establish the resin molding layer (20) on the above-mentioned substrate (11), just as the same way that was done for No. 1 Implemented Example. And, next complete the packaging (24) by removing the etching on the above-mentioned substrate (11), just as the same way that was done for No. 1 Implemented Example. The end part of wire (19), which was exposed by the previous etching turns out to be the external electrode parts (17) (18), and the bottom surface of the soldering layer (24) turns out to be the heat dissipation surface (23a).

When installing the packaging (24), which was completed throughout he above-mentioned process, onto the printed substrate, the above-mentioned external electrode parts (17) (18) that are shown in Fig. 5D can be connected directly to the conductor patterns on the printed substrate by soldering, the same way that was used for No. 1 Implemented Example. As it is clear now by

the above reasons, since the ends of the wire (19) are used as the external electrode parts (17) (18) in this implemented example, it is desirable to use the larger diameter of wire (19) as it was mentioned previously. The function of the heat dissipation surface (23a) is the same as it was for No. 1 Implemented Example.

The packaging (24) for the above-mentioned No. 2 Implemented Example is a little different from the packaging (21) for No. 1 Implemented Example, and the external electrode connection parts (11h) (11i), which were installed during the photo-resist and etching processes, are being connected directly to the wire (19), thus requiring no formations of the Au layer (12)(14) and Ni layer (13) that had been established for the packaging of No. 1 Implemented Example. The photo-resist and etching processes for the above case is much simpler compared with the plating process that was used for the packaging (21) for No. 1 Implemented Example. Also, by implementing this photo-resist and etching processes, the usage of such a precious metal like Au is going to be eliminated.

In the above-mentioned No. 1 and No. 2 Implemented Examples, it was mentioned with regard to a single chip to be installed at the single chip connection part and resin molding. However, based on this prototype idea, it is also possible to produce multiple numbers of packaging, all of which will have a single chip individually, at the same time, by installing multiple numbers of chip connection parts on a substrate, attaching multiple numbers of chips individually, resin molding in an integrated manner, and finally cut into the pieces. Furthermore, after having installed various kinds of chips and passive devices such as, condenser and resisters onto the substrate, and resin molding integrally, it is possible to produce the packaging that will have a various kind of functions, as well as the ones with highly integrated circuit element.

As the materials for the substrate for the above-mentioned No. 1 Implemented Example, it may

be another type of metal, such as Cu and the like, as long as the selective etching is possible, and by the same token, the materials for the substrate for the above-mentioned No. 2 Implemented Example, it may be some other type of metal, such as Fe and the like. Moreover, in the case of No. 1 Implemented Example, some other type of materials such as, polymidamide type resin can be used as well. In this case,

Tokugansho 59-208756 (5)

however, a mixture of hydrazine and ethylenediamine can be used as the etching liquid that was mentioned previously.

Effect of the Invention:

By the production method of packaging for semiconductor equipment, which is related to this invention, it is possible to produce the small size of packaging, which has a high heat dissipation capacity for the heat that is generated by the semiconductor equipment at the time of operation, as well as with more reliable capabilities, through an automated, relatively simple, and less expensive way.

4. Brief Descriptions for Sketched Diagrams

Fig. 1 shows the sectional view of chip-carrier type packaging construction of the conventional plastic type, and Fig. 2A ~ 2D are showing the process diagrams to explain the production method of packaging for semiconductor equipment, which is related to this invention by using No. 1 Implemented Example. Fig. 3 shows the plan view of substrate on which the process that is shown in Fig. 2A has been completed, and Fig. 4A and 4E are showing the similar views as the previous Fig. 2A ~ 2D, which are showing the deformed example of above-mentioned No. 1 Implemented Example. Fig. 5A ~ 5C are showing the process diagrams to explain the production

method of packaging for semiconductor equipment, which is related to this invention by using No. 2 Implemented Example.

And, in these diagrams, the following Item Numbers are representing;

Representatives for the applicant: Masaru Tsuchiya

Yoshio Tsunetsutsumi

Toshiki Sugiura

Fig. 1

Fig. 2A

Fig. 2B

Fig. 2C

Fig. 2D

Fig. 3

Fig. 4A

Fig. 4B

Fig. 5A

Fig. 5B

Fig. 5C

AFFIDAVIT

I, Hiroto Sasaki, translator for ALL LANGUAGES LTD, of Toronto, in the Province of Ontario, make oath and say:

- 1. I understand both the Japanese and the English languages;
- I have carefully compared the annexed translation from Japanese into English with the attached document of the Patent Office Japanese Government, publication date November 27, 1984;
- The said translation, done by me, is, to the best of my knowledge and ability, a true and correct translation of the said document in every respect.

09 日本国特許厅 (JP)

砂特許出願公開

@公開特許公報(A)

昭59-208756

SpInt. Cl.3 H 01 L 23/12

識別記号

厅内整理番号 7357—5 F 7738—5 F

7357-5F

每公開 昭和59年(1984)11月27日

発明の数 1 審査請求 未請求

(全 5 頁)

匈半導体装置のパッケージの製造方法

21/56

23/48

質 昭58-83188

動特 競

頤 昭58(1983)5月12日

四条 明 者 秋山克彦

包田

東京都品川区北品川6丁目7番

35号ソニー株式会社内

②発 明 者 小野鉃進

東京都品川区北品川6丁目7番

35号ッニー株式会社内

切発 明 者 提山堆次

東京都品川区北品川6丁目7番 35号ソニー株式会社内

砂出 頗 人 ソニー株式会社

東京都品川区北品川6丁日7番

35号

心代 理 人 弁理士 土屋勝

外2名

明 知 其

1. 発射の名称

午身体及盆のパングージの数型方法

2 行許的水の範囲

選択エッチング可能な材料から取る基板上化半 は体板盛を取除し、設好用ワイヤを上紀平の体投 は化扱配すると共にこの意袋用リイヤの外が質値 部で上記店板の外部電信根反ば位に接続し、ない で上記店板の外部電信根反ば位に接続し、ない で上記品板上において上記半導体板値及び上記型 は用ワイナを一体に関語や一ルドし、しかる役上 起基板をエッチング販売することを特額とする半 海体板館のパッケージの製造方法。

と 必明の評判な記録

紅糸上の利用分野

FF 1 1 1 1 1 1 1 1

不分別は、単身体変数のパンケージの製造方式 に関する。

丹型技術とその国温な

で来、ブリントを仮上の火災生産の高いパンクージとして、ナップキャリアクイグのパンケージ か知られてい ろ。とのパンケージはリードレス メイブのバッケージで、バッケージの Q近に引き 出されているハンダ付け可能なな性をブリントを 板の海体バメンド 正要ハンダ付けして近畿するこ とにより実長を行うものである。

このナップセエリアァイブパンケーシには、セフミンクメイブとブラステンクノイブとがある。
セラミンクメイブはパンケーシ目外が転倒である
ばかりでなく、ブリント基項に正接メング付けする
と、気度サイクや時にセラミングと上記ハンゲ
及び上記群件との間の熱解放低数の変によつて低
読部にはがれやクランクが生じるだれがあるという
火丸を有している。一方、ブラステンクタイグ
はパンケージが安値であるという利点を有しているが、数数数性が無く、また形状かパンケージの
混道の目動化に送していないという火丸を有している。

このような 定米の グラスナック タイプのナング ャャリア タイプバン ケージの W 込を引 1 図に示す。 このパングージ (1) は、 斜 石製の 唯任(2) が 子の 形 広 されているブリント 正 板(3) 上 に 千 事 体 転 段 を 構 反

-219-

Received Time

Jul. 7. 5:16PM

Print Time

Jul. 7. 5:19PM

1910年59-208756(2)

するナップ(4)を収益し、ワイマポンディンタ医により上でナップ(4)と上院在径(2)の一本とを Auの間 切から低るワイマ(5)で後戌した後、上万より低収 のエボャン関節を属下させて低化反応することに よつて作る。

このパッケージ(1)において、チップ(4)に母店店(6)とブリント五枚(3)とによつて団まれている。これらの内店に及びブリント五枚(3)の外兵状に共に大きいので、その面作時においてナンブ(4)で発生するみをパッケージ(1)の外部に効果的に放けすることができない。即ち、このパッケージ(1)に放在性がないという久々を石している。また上記のな状のエポャン母店を負下する時に、仮母のして、このたのにパッケージ(1)はパッケージの製造の目が化べ近していないという欠点を石している。

一万、上述のテンジャヤリアメイブバンケージ とは共なるバンケーシドテーブやヤリアメイブバ ッケーシがある。このメイブのバンケージは従来 のナンブャヤリアメイブバンケージよりもさらに 小紀化できるという利点を有するが、 チンプが関 脂瘤によつて完全に確われているため 数数数性が 良好でないこと、テーブを用いているために 弁体 な低度が必要である等の久及を有している。 発明の目的

本発別は、上述の簡単にかんがみ、品は数性が 反行でかつ信頼住の高い半温年長度のバンケージ の製造方法を提供することを目的とする。 信頼の意象

本交別に深る中は休袋なのバンケージの設在万 佐は、 这次エッナング可能な材料から取る器板上 化半点体装在を放在し、 後校用ワイヤを上述干燥 保護なに最終すると共化くの母校用ワイヤの外が する時間を上記器板の外が可能を投が立にを設し、 次いで上記器板上において上記子場体を配及び上 記録就用ワイヤを一体に胸間を一ルドし、 しかる 位上記器板をエッチングは去するようにしている。 とのようにすることによつて、 ぬ放取性がみ 分で かつば数性の高いリードレスタイプのバンケージ で、 危優かつ安価な万在化よつて目的的に異異す

るくとができる。なお上記外部在電車は上記は次 用タイマ目が小なねていてもよいし、上記板採用 タイプとは別に立けられかつ上配板採用タイプが 最終されているものでもよい。 表話句

以下不妨例に任る干場体疑度のバッケージの設立方法の共務例につき図点を診察しながう説明する。

本2人以一年2日回は不名明の第1 実践例による半部外長世のバッグージの設定方法で説明するための工程回である。以下第2人頃から工程単に 支別する。

丁丁以2人的において、早さっち(μ)のドゥ はの是似いの上に、早さ1(μ)の AU MOD。 おさ1(μ)の AU MOD。 おさ1(μ)の NI MODを応はノンイして、中央体をほぞみ成ずるテップのの なれらの及び外がは短いの100のそれぞれを上述なないの所定のアップを圧め近(11g) 及び外のなを は次改位(11g) (11g) (11g

及に引えて図において、Fc のみを感知的にエンテングするが内証を一から随以及びAu Mubitエンテングしないエンナングは、例えば近れ中二 ほ(FoCl、) 后版を用いて、影仮明の典面(III・) 吸からスプレーエンナングすることにより、上記 还及明を応去して、第2 D図に示すリードレスス イブのパンケージ即を発成させる。上記エンナン グによつて旨のされたAu 所のの下面のうち外部

科局報59-208756(3)

上述のようにして完成されたバンケージのぞブリント 25 恵上に実立する場合には、お 2 D卤に示す上紀外 8 世 延 弘 (12b) (12c) を ブリント 25 恵上 の 4 年バチンに 丘阪ハンダ付けして 長沢 すればよい。

上述のあり 実践例のお放散面 (12a) は、そのむ 作時においてチンブ昭から発生する 林の放散値と なつている。 金城の数伝毒化は非常に高いので、ナンブ昭から発生する 然は金属製のナンブ収はが 昭を外方に何かつて迅速にぬれて、 無放数画 (12a) から放散されることによつて 気染的に終去される。しかし、より 気染的にナンブ昭の発生的を解去するためには、広い表面数を有する放為フィンの一部を上応数放設面 (12a) に押し当てて空冷により 林を放放させるのが好ましい。

上述のオー文座的のペンケージのは第2A図へ オ2A図に示すような哲学な工程によつで作るに とができるばかりではく、全ての製成工程に従来から用いられている袋はを用いることができるので、アーブャイリアメイブのパングージにおいて かぞなほびの行政などはが不安である。 はつて、 個便かつ安全は方法によりベンケーシ四を製造することができる。 すらに上述の第1 天原例でには はモールド層四を形成する方法としてトランスファ・モールド佐(お選成がほ)を用いている。この方法ははほの高い関係到止ができるばかりではく、モールドの最被化、全産化が呼るであるためにパンケージを目動的に超速できるという利点を行している。

なお上述のボー英語例だおいて、第2人図に示するとし、ではと同様だケップ収置部の及び外部を延めいのを改けた後に、 芸板のの上面で反述の 8cc4、 所服を用いて値かにエンナングすることにより、 部4人図に示すようにケップ 板置 4人図に示すようにケップ 板置 4人図に示すようにケップ 板置 4人図に示すようにケップ 板置 4人図に示すようによって 4人図に示すパンクーン 4位を 4人図に示すパンクーン 4位を 4人図に示すパンクーン 4位を

完成させることができる。このように上足のエンテングによつでナンブは依頼収及び外他な名が明明の下部に上応アングーカント切(11a)~(11t) かが成されるので、これらの部分に独断が回り込んで失山が(20a)~(20f)が忠反される。従つてこれらの全山的(20a)~(20f)によつで上記ナンブは収益収益び上近外部電極が明明が下方から保持される係及となるので、上記テンブを駆が明及び上近外部電気が明かパンケージ的の使用時において因前セールド倍回から抜け口でしまうのを別よすることができるという利点がある。さらにナンブは近季明及び外帯で便率明明が強動モールド周回の下回から突出することなく形成されるので、これらのナンブは位が収及び外間で極が明明を必須することができるという利力もある。

あ51四~35C2は本語別の312更配例による中央体表次のベンケーンの製造方法を設別するための工程型である。以下35人内から工程点に必須よる。

まずあ5 A 凶において、岸さら5 (**)の Ca

我の器長町の上面に公田のフォトレンストを生布 した位に所定のパメーンニングを行う。 ないで Cu のみを退状的にエッナングするエンテングは、俯 えば既近のFoCL、 店板を用いて上記器板Wの衣面 を低かにエンチングすることによつて、上記活形 UVの表血にチンプ収置部区(11g)及び外部位展接 込地位(116)(111)をそれぞれを似する。上たシ オトレン×トを除去した後にお5B凶において、 ポー 矢柏剣と同体化、上記ナップ収定的位 (11g) にハンダ盾内を介してナンブBを収載した他、ウ イャペンディング伝によつてくのナング以と上記 外 郡 在 塩 後 茯 苺 位 (11h) (111) とをそれぞれ Ag の 組設から成るタイト四で投放する。なお本火た切 にむいては、公益の以田により、ヨー沢ね刈で用 いたワイヤよりも住の大よいワイヤを用いた。从 **に引し込取何と同様に何知モールド店のを上た基** はこり上にお取する。 仄に上記五反印を用 1 矢丸切 と河低な万氏でエッチング原玉してパッテージW を兒取させる。上記エンテングによりH田された タイヤ时の異弱が外部収在部的間となり、またべ

ンデ用以の下面がお放放的 (232)となる。

上本のようにして完成されたパングージ個をアリントが以上に必要する場合には、気し炎症的のという。 のいたが、ようで国に示す上に外的電路的の国をアリントが成上のの体パッンに直接ハング付けして 後以ずれによい。 このことから明らかなように、不決的例にないではタイト国の冷部をそのままが 命電性が明確として用いるために、タイト国のほそに述のように大きくするのが行ましい。 なおな 故政品 (234)の母母は前し次配例と同様である。

 を用いるCとにより、AO 等の食金属を用いる 必要がなくなるという利点がある。

上述の世1 英格別の基板の材料は出訳エンナン
クが可能であればCa 等の他の企品であつてもよ
く、また部2 実施例の基板の材料もよっ 等の他の
金属であつてもよい。第1 英期例においてはまら
に金属以外の材料、例えばポリイミドブミド茶湖

脚を用いるととも内能である。この場合には凡述 のエノナングほとしては、ヒドラブンとエナレン ジアミンとの此合省を用いればよい。

泥明の幼米

不完明に保る平井年を選びパンケージの製造方法によれば、その面信時において半年年を違から 治生する然の放政性が良好でありかつ信頼性があい小洋のパンケージを、極めて関便かつ変価な方。 ほによつて自動的に製造することができる。

4 対量の数件に設め

なお臼面に用いた芥号にないて、

(1120/25/20 .. ベンケージ

(4)((4)

(S)±1 ·· 91 τ


01 … . 上在


(110)(11.) 外即工后抵抗部位

unus 外的亚佐兹

01 … ... 母店モールド店


である。






第5 A 凶

都 2 D 図





-253 -

Print Time Jul. 7. 5:18PM

Received Time Jul. 7. 5:16PM